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Abstract—In modular multilevel converters (MMCs), tem-5
perature control of semiconductor devices in the submod-6
ules (SMs) is a key factor for the safe and reliable opera-7
tion. Under normal operation, significant temperature differ-8
ences can exist between SMs due to, for example, aging of9
semiconductor modules and module parameter mismatch.10
This paper presents a method for achieving SM thermal bal-11
ancing by controlling the capacitor voltage of each SM in an12
arm, while maintaining the sum of the SM capacitor voltages13
at a constant value in order to regulate the dc-link voltage.14
The proposed temperature balancing strategy is validated15
using an experimental MMC setup with three SMs, where an16
increase in the thermal resistance to ambient of one or more17
SM semiconductors is created by restricting coolant flow to18
simulate a partial failure in the cooling system. Increases19
in the thermal resistance by 21% and 42%, corresponding20
to temperature increases of 5 and 10 ◦C, respectively, are21
managed by three SMs, using a capacitor voltage margin of22
60%.23
Index Terms—Capacitor voltage balancing, electronics24
cooling, modular multilevel converter (MMC), power semi-25
conductor devices, temperature control, thermal manage-26
ment of electronics.27
I. INTRODUCTION28
MODULAR multilevel converters (MMCs) are a widely29 used voltage source converter (VSC) topology for30
medium voltage drives [1] and high-voltage direct current31
(HVdc) transmission systems [2]. For industrial applications [3],32
dozens or even hundreds of submodules (SMs), each support-33
ing a few kilovolts, are employed to produce a quasi-sinusoidal34
voltage waveform from a dc-link. This SM-based structure dis-35
tributes the stored energy across the SM capacitors instead of36
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using a single high-voltage dc-link capacitor as in conventional 37
two- and three-level converters. 38
MMCs present additional control and operational challenges 39
when compared with two- and three-level topologies, as well as 40
diode-clamped and multilevel flying capacitor topologies [4]. 41
The control system of an MMC includes additional layers, e.g., 42
to eliminate circulating currents within the converter arms [5] 43
and a dedicated capacitor voltage balancing algorithm [6], re- 44
sponsible for sharing voltage equally across all operating SMs, 45
which are inserted and bypassed in order to generate a multilevel 46
ac voltage waveform. 47
For the reliable operation of any power converter, including 48
MMCs, the temperature of the semiconductor switches in the 49
SMs should be limited in order to avoid damage resulting from 50
overtemperature and thermal cycling [7]. Under abnormal con- 51
ditions such as overload or system cooling malfunction, one 52
or more SMs may suffer a large temperature increase. Previ- 53
ous works [8], [9] have addressed system-level thermal control 54
strategies for two- and three-level converters. Although some of 55
these works have been extended for MMCs [10], thermal man- 56
agement strategies operating at the SM-level have not yet been 57
proposed. It has also been shown that it is possible to achieve 58
significantly different temperatures between the SMs of an arm 59
during normal operation due to the load conditions [11], result- 60
ing in unequal current and loss distribution between the dies in 61
the semiconductor modules. 62
Long-term operation of an MMC can be affected by capaci- 63
tance ageing [12], parameter mismatch between SMs or partial 64
cooling failures [13] that can lead to significant temperature 65
differences among SMs. This poses a significant threat to the 66
normal operation of the MMC as the power semiconductor de- 67
vices have been identified as the components that fail most often 68
in power electronic converters [14]. Their lifetime is mainly de- 69
fined by the amplitude of thermal cycles and the peak junction 70
temperature value [7]. Excessive values of either may lead to 71
premature ageing and failure, which in turn affect maintenance 72
strategies and the overall reliability of the converter station [15]. 73
Temperature control in power converters may be achieved by 74
controlling semiconductor losses, with the majority of losses in 75
the SMs’ semiconductors being conduction losses. Switching 76
losses in MMCs are usually a small proportion of total losses 77
as a result of a low switching frequency, which is typically a 78
few hundred hertz [16]. Conduction losses are dependent only 79
on the magnitude of the arm current [11] and are equal in all 80
SMs (each SM has one power device conducting at all times). 81
This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/
2 IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
Fig. 1. MMC: (a) single-phase configuration with HB SMs and (b) proposed per-arm individual SM voltage control strategy.
SM temperature therefore can only be controlled independently82
by modifying switching losses through the modulation of its83
capacitor voltage. This poses a challenge as typical capacitor84
voltage algorithms are implemented per phase arm [16] in or-85
der to regulate all capacitor voltages to a shared nominal value,86
independent of the load conditions, i.e., they do not allow inde-87
pendently controlling SM capacitor voltages.88
This work implements a modification of the classic MMC89
capacitor voltage balancing scheme [17] to allow independent90
regulation of N − 1 SM voltages within an arm while main-91
taining the total arm voltage regulated at a reference value. An92
SM temperature equalization method is proposed that compen-93
sates for cooling imbalances across the SMs by modulation of94
the capacitor voltages (and thereby modulation of switching95
losses). When an SM possesses a higher temperature than the96
others, its voltage is decreased and the available operating volt-97
age margin in the remaining SMs is exploited in order to com-98
pensate for this decrease, ensuring the total arm voltage, hence99
the dc-link voltage, remains constant. As the control algorithm100
relies on the individual SMs’ junction temperature feedback,101
which is not normally accessible, the individual die tempera-102
ture of the semiconductors in each SM is calculated using volt-103
age and current measurements and semiconductor module case104
temperature, which are readily available. The effectiveness of105
the proposed individual SM temperature regulation and capac-106
itor voltage balancing method is validated in simulation using107
MATLAB/Simulink and the piece-wise linear electric circuit108
simulation (PLECS) Toolbox [18] and experimentally verified109
in a scaled-down laboratory setup.110
This paper is organized as follows: the control and operation111
of an MMC and the electrothermal dynamics of semiconductors112
are presented in Section II. The concept of including an estima-113
tion of junction temperature in the voltage balancing control114
and the proposed thermal regulation and balancing method is115
described in Section III. Simulation results for the voltage–116
temperature balancing algorithm are presented in Section IV117
and the results of experimental thermal regulation of an MMC118
arm with three SMs are discussed in Section V. Section VI119
discusses the limitation of the temperature calculation method120
used in this work and the stability of SMs’ temperature regula-121
tion, and analyzes the scalability of the proposed method when122
applied to MMCs with a large number of SMs.123
II. CONTROL AND OPERATION OF MMCS 124
A. Capacitor Voltage Control 125
The structure of one phase of an MMC is represented 126
in Fig. 1(a). Each phase is composed of two arms, each 127
arm consisting of an inductor Larm to limit the amplitude 128
of the arm circulating current and fault currents [6], and 129
a series of SMs. Frequently, an arm resistance Rarm is in- 130
cluded to model inter-SM bus connection losses. Each SM 131
can have different configurations [2]; a half-bridge (HB) 132
configuration is considered in this paper, consisting of two 133
insulated-gate bipolar transistors (IGBTs) with antiparallel- 134
connected diodes and a capacitor C. iup, ilow, ig , and icirc are 135
the upper arm, lower arm, ac-side, and circulating currents, 136
respectively. 137
A key challenge in MMCs is the balancing of SM capac- 138
itor voltages and extensive work has been done in this area 139
[16], [19]–[22]. These methods typically compare each SM 140
capacitor voltage to an implicit reference of vdcN , i.e., the dc- 141
link voltage is shared equally by the operating SMs. Instead 142
of this approach, in this work, a modified SM capacitor volt- 143
age balancing strategy, based on the one proposed in [23], 144
is utilized. The proposed strategy enables direct SM capaci- 145
tor voltage control while keeping the total arm voltage reg- 146
ulated to its reference value and is shown in Fig. 1(b) for 147
the upper arm of an MMC with N SMs. The strategy is im- 148
plemented in each arm and comprises two cascaded control 149
levels: 150
1) Averaging control, implemented per arm and used to 151
enforce an average capacitor voltage of v∗SM nom =
v ∗arm
N 152
across all SMs in an arm, thus regulating the arm voltage 153
to its reference v∗arm; 154
2) Balancing control, implemented for each SM k and re- 155
sponsible for forcing each capacitor voltage vC k to follow 156
an individual reference v∗SM nom +∆vSM k . 157
The ac voltage command Vref is provided by the high-level 158
VSC control of the converter and the dc voltage vdc is included as 159
a feed-forward term. The carrier waveforms of the pulse-width 160
modulation (PWM) scheme are phase-shifted by (360/N)◦for 161
each SM to improve the current control and reduce harmonic 162
content. Consequently, the arm will produce a multilevel voltage 163
waveform with N + 1 levels. 164
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TABLE I
SEMICONDUCTOR SPECIFICATIONS FOR THE IGBT MODULE FF75R12YT3
IGBT Diode
Parameter Value Unit Parameter Value Unit
V0 Q 0.6563 V V0 D 0.6263 V
V1 Q 0.0018 V/◦C V1 D 0.0030 V/◦C
R0 Q 0.0142 Ω R0 D 0.0042 Ω
R1 Q 0.0001 Ω/◦C R1 D 0.0002 Ω/◦C
E0 Q 0.2233 J/A E0 D 0.1135 J/A
E1 Q 0.0002 J/A2 E1 D 0.0004 J/A2
B. Semiconductor Losses and Temperature Calculation165
The specifications of the semiconductor module provided by166
the manufacturer can be used to approximate semiconductor167
losses. The characteristic curves for conduction and switching168
loss calculations can typically be accurately approximated with a169
second-order polynomial curve [24] using a least-squares curve170
fitting method applied to the semiconductor module datasheet171
information. Parameters for the device modeled here are shown172
in Table I.173
1) Conduction Losses: IGBTs and diodes are modeled as174
a constant voltage drop V0 and a series resistance R0 and losses175
calculated considering the average (Iavg) and rms (Irms) values176
of the arm current. Including a first-order approximation for177
temperature (T ) dependency on the curve-fitting coefficients178
VQ , RQ , VD , and RD , conduction losses for the IGBT (Q) and179
diode (D) dies are calculated as follows:180
PC (Iavg, Irms, T ) = (V0 + V1T ) Iavg
+ (R0 +R1T ) I2rms. (1)
2) Switching Losses: At every switching instant, the total181
switching-loss energies Etotal (turn-ON and turn-OFF losses for182
IGBTs and turn-off losses for diodes) are determined using the183
rms value of the arm current and scaled by the ratio of the184
SM capacitor voltage to the reference voltage V refCE = 600 V.185
Switching losses for the IGBT and diode are determined by:186
Psw (Irms, vSM, fsw ) = ETotal (Irms)
vSM
vrefCE
fsw . (2)
The total losses PL in the IGBT and diode dies are calculated187
as the sum of conduction and switching losses.188
3) Temperature Calculation: The equivalent thermal net-189
work diagram shown in Fig. 2(a) is used to calculate the tem-190
perature of the dies, and the thermal resistances are given in191
Table II. The semiconductor modules are liquid cooled and it is192
assumed that the coolant temperature is known. An embedded193
thermistor in the semiconductor module provides a measure-194
ment Tm of the case temperature (TCase) in each module and is195
used for the calculation of the junction temperature in the silicon196
dies.197
The junction temperatures of the IGBT and diode parts for198
each SM k are calculated by:199
TQ k = PL QRth JCQ + Tm k
TD k = PL DRth JCD + Tm k .
(3)
Fig. 2. Semiconductor module FF75R12YT3: (a) equivalent thermal
network diagram (adapted from [25]) and (b) comparison between the
dynamic behavior of junction and calculated temperatures. TCase is mea-
sured by a thermistor.
TABLE II
THERMAL NETWORK PARAMETERS
Parameter Value Unit
Thermal Resistance Junction to Case per IGBT Rth JCQ 0.36 ◦C/W
Thermal Resistance Case to Heat Sink per IGBT Rth CHSQ 0.20 ◦C/W
Thermal Resistance Junction to Case per Diode Rth JCD 0.60 ◦C/W
Thermal Resistance Case to Heat Sink per Diode Rth CHSD 0.25 ◦C/W
Thermal Resistance Heat Sink to Coolant Rth HSCoolant 0.45 ◦C/W
Thermal Capacitance of Heat Sink (Cth HSCoolant) 167 J/◦C
The thermal resistances allow the direct calculation of junc- 200
tion temperature under static conditions. The case temper- 201
ature measurement captures the thermal time constant τ = 202
Rth HSCoolantCth HSCoolant. The much smaller thermal time con- 203
stant associated with the die is neglected and as a result the 204
calculation tends to produce transient under and overtempera- 205
ture values, as illustrated in Fig. 2(b). 206
III. PROPOSED CONTROL STRATEGY FOR SUBMODULES 207
TEMPERATURE REGULATION 208
A. Description of the Temperature Control Strategy 209
Temperature control is exerted using the voltage difference 210
input ∆vSM (∆vSM is responsible for modifying each SM volt- 211
age from a starting assumption of equal voltages). The voltage 212
differentials ∆vSM k are set as a function of the temperature of 213
SM k, as represented in the submodule temperature control loop 214
in Fig. 1(b). The SM temperature is set to the maximum value 215
of the individual die temperatures in each SM k as follows: 216
TSM k = max{TQ1 k , TD1 k , TQ2 k , TD2 k}. (4)
The calculated SM temperature is compared with the average 217
temperature Tavg of all SMs in the arm and the difference fed 218
to a PI controller which will determine the voltage differential 219
∆vSM to be added to each individual SM voltage reference. 220
A first-order low-pass filter is included to reduce noise in the 221
temperature measurement. This scheme ensures that a single 222
SM is not responsible for voltage balancing alone, i.e., there is 223
no “master” SM used to achieve thermal regulation: all available 224
SMs participate in the voltage–temperature balancing process 225
equally. 226
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Fig. 3. Operational voltage limits in a submodule.
Considering a semiconductor module with a maximum rated227
voltage vMAX and a nominal SM operating voltage vSM nom, its228
voltage limits and different operating areas are represented in229
Fig. 3. The voltage balancing margin is here defined as the230
span of a capacitor voltage balancing margin, where a value231
δvSM nom ± 10% is typically considered [26] around the aver-232
age capacitor voltage vSM nom. The operational voltage margin233
is effectively the exploitable voltage slack between the maxi-234
mum nominal operating voltage plus half the voltage balancing235
margin δvSM nom, and the voltage limit vSM max for the safe oper-236
ation of the semiconductors. This ensures the necessary voltage237
margin to survive transients such as those resulting from SM238
bypass and fault ride-through. The forbidden operating area239
corresponds to the remaining possible voltage value up to the240
upper limit vMAX, which is the maximum value between the241
rated capacitor voltage and the semiconductor safe operating242
area (SOA) maximum voltage given the nominal current.243
To ensure that the capacitor voltage of each SM is properly244
regulated up to a maximum value of vSM max, saturation blocks245
are included in the control system of Fig. 1(b) and the PI con-246
trollers include a back-calculation antiwindup mechanism [27].247
B. Analysis and Limitations of the Thermal Regulation248
Considering an SM operating with a capacitor voltage vSM(0) ,249
its initial (maximum SM) temperature is T(0) . When an external250
thermal disturbance ∆T is applied to the SM and temperature251
regulation does not occur, the temperature will rise to T(1) :252
T(1) = PL(1)Rth + Tm 0 + ∆T. (5)
The thermal disturbance can, for instance, be caused by an253
increase in the thermal resistance of the module due to ageing254
[28] or result from a partial cooling failure of the system [13],255
leading to an increase in the measured temperature value Tm .256
If the proposed thermal regulation process is implemented,257
and assuming vSM max has not been reached, i.e., there is an258
operational voltage margin in the SMs, each of the N available259
SMs will share an equal part ∆ TN of the total disturbance and260
the new SM voltage will be regulated to:261
vSM 1 = vSM 0 + ∆ vSM. (6)
And the new T(2) temperature will be lower:262
T(2) = T(0) +
∆T
N
= PL(2)Rth + Tm 0 + ∆T. (7)
Substituting (1) and (2) into (7) and rearranging as a function 263
of the voltage difference ∆ vSM yields: 264
∆ vSM =
∆T
( 1
N
(
1−Rth
(
V1Iavg +R1I2rms
))− 1)
Rth (E0Irms + E1I2rms)
fs w
V refCE
. (8)
It can be observed from (8) that the magnitude of the voltage 265
difference∆ vSM is inversely proportional to the number of SMs 266
N and directly proportional to the magnitude of the thermal 267
disturbance ∆T . Accordingly, for a given thermal disturbance, 268
the larger the number of SMs, the smaller the capacitor voltage 269
variations become. However, an increase in the number of SMs 270
to dozens or hundreds is typically accompanied by a reduction 271
in the individual SM switching frequency fsw in (8), which will 272
lead to larger capacitor voltage variations. 273
The remaining SMs aiding in the thermal regulation, with an 274
initial voltage vSM 0 = v∗SM nom, will suffer a voltage regulation 275
to a new value vSMχ given by: 276
vSMχ =
v∗arm − vSM 0 + ∆ vSM
N − 1 (9)
which shows a reduction in the capacitor voltage variation as the 277
number of SMs increases. It should be noted that the capacitor 278
voltages are subjected to the limit imposed by the saturation 279
block in the submodule temperature control loop in Fig. 1(b), 280
and therefore will be kept below the maximum value vSM max at 281
all times. Although the amplitude of these variations is limited 282
due to the rating of the system and SOA, it effectively develops 283
a need for an increased rating ( and therefore cost) of each SM. 284
An economic comparison could be performed to quantify the 285
additional cost, as well as the resulting expected increase in 286
converter lifetime and reliability. 287
The proposed strategy leads to an even distribution of the ther- 288
mal stress across the operating SMs at all times, without using 289
redundant SMs typically included in MMCs [6]. The redundant 290
SMs are therefore still available to be used for failsafe function- 291
ality, e.g., if excessive temperatures destroy a semiconductor 292
module or if further problems such as internal SM faults occur, 293
ensuring the MMC can operate with a high reliability [15]. 294
The method proposed in this work relies on a phase-shifted 295
PWM scheme to enable individual and independent SM capac- 296
itor voltage control. As the number of SMs increases to trans- 297
mission voltage levels, e.g., hundreds of SMs per arm, more 298
efficient modulation strategies such as staircase methods [6] are 299
typically employed, which are not compatible with the capacitor 300
voltage control strategy proposed in this work and that under- 301
pins the control strategy for SMs temperature regulation. This 302
strategy is therefore aimed at MMCs with a low or medium num- 303
ber of SMs, such as medium voltage drives and the MMC CTL 304
implementation [26], and employing PWM-based techniques. 305
IV. SIMULATION RESULTS 306
A. Description of the Test System 307
The proposed method is validated in MATLAB/Simulink us- 308
ing the PLECS Toolbox [18], with the parameters of the MMC 309
represented in Table III. The thermal network of Fig. 2 is im- 310
plemented for HB semiconductor modules FF75R12YT3 from 311
Infineon [25] using the datasheet parameters in Table II. 312
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TABLE III
SYSTEM PARAMETERS
Parameter Value Unit
Number of Submodules per arm (N ) 3 –
Submodule Capacitance (CSM) 4.7 mF
Arm Inductance (Larm) 3.3 mH
Nominal Submodule Voltage
(
v∗SM nom
)
50 V
Submodule Operating Voltage Limit (vSM max) 80 V
Nominal (Reference) Arm Voltage (v∗arm) 150 V
Carrier Frequency (fsw ) 2.5 kHz
Fundamental Frequency (f0 ) 50 Hz
Nominal Coolant Temperature (Tcoolant) 50 ◦C
As shown in Table III, the nominal operating voltage of313
the SMs is VSM nom = 50 V, which is much smaller than the314
maximum rated collector–emitter voltage of the semiconductor315
module, vCE max = 1200 V, and the collector–emitter voltage to316
which the datasheet loss values are referenced (vCE = 600 V).317
This reduced ratio is due to the rating of the experimental setup318
and diminishes the effect of switching losses on the overall semi-319
conductor losses. In order to compensate for this limitation, the320
frequency fsw of the triangular carriers is set to 2.5 kHz. Al-321
though this value is significantly higher than the typical values322
used (hundreds of hertz), it allows the vSMvmaxCE fsw ratio in (2) to ap-323
proximate the operating electrical conditions of a commercial324
SM. A maximum operating voltage of vSM max = 80 V (60%325
voltage increase) is considered.326
The operation of the converter without the proposed individ-327
ual SM voltage control method is presented initially, followed by328
a case study where the SM voltages are regulated to equalize the329
calculated die temperatures due to thermal disturbances. These330
disturbances are assumed to result from partial cooling system331
failures, resulting in temperature increases of 5 and 10 ◦C, cor-332
responding to an increase of 21% and 42%, respectively, in the333
thermal resistance to ambient of the semiconductor module. The334
setup is composed of three SMs (SM 1–3) and the disturbances335
are applied to SM 1 and SM 2, at 150 and 450 s, respectively.336
B. Dynamic Performance337
The response of the SM voltages, maximum calculated die338
temperatures, and measured case temperatures are shown in339
Fig. 4(a), when the thermal balancing algorithm is not active,340
i.e., individual SM voltage control does not occur.341
The SMs’ voltages are balanced around their nominal value342
v∗SM nom = 50 V and it can be observed that due to a large SM343
capacitance value (4.7 mF), the low frequency ripple in this344
system has a very small amplitude. For a peak arm current of345
23 A, the maximum calculated die temperatures are the same346
in all SMs, with the lower IGBT Q2 in each module having347
the highest temperature (≈ 77 ◦C) and so determining the TSM348
temperature to be used for the voltage regulation process.349
When the increase in the thermal resistance is applied to350
SM 1 and SM 2 at t = 150 s and t = 450 s, respectively, their351
measured and calculated junction temperatures start to increase352
with a time constant τ = RC = 0.45 × 167 ≈ 75 s, imposed353
by the thermal resistance and the thermal capacitance of the heat354
Fig. 4. Simulation of response of submodules, voltages and tempera-
tures without thermal regulation: (a) submodules’ voltages and tempera-
tures and arm current and (b) multilevel arm voltage waveform and arm
current.
sink and the coolant. When the temperatures reach a steady state, 355
5 and 10 ◦C temperature imbalances exist between SM 1 (82 ◦C) 356
and SM 2 (87 ◦C), and SM 3 (77 ◦C), respectively, for both 357
measured case temperatures and calculated die temperatures. 358
Since the thermal balancing algorithm is not enabled, the SM 359
capacitor voltages remain unchanged and generate a standard 360
four-level arm voltage waveform, regulated to its nominal peak 361
value of 150 V as represented in Fig. 4(b). The waveform has a 362
total harmonic distortion (THD) value of 35.47%. 363
The response of the SM (maximum die) temperatures to the 364
peak arm current reference step from 23 to 28 A at t = 800 s 365
is also shown in Fig. 4(a). The junction temperature has an 366
instantaneous variation due to the purely resistive thermal net- 367
work model of the semiconductor module, as shown in Fig. 2(a), 368
which does not affect the performance of the submodule tem- 369
perature control loop because its bandwidth (τ ≈ 75 s) is much 370
lower than the time constant of the capacitor voltage regula- 371
tion. The arm voltage remains unchanged during the current 372
reference step, as represented in Fig. 4(b). 373
C. Voltage Regulation With Thermal Disturbance 374
The results with the proposed balancing control are shown in 375
Fig. 5(a). When the thermal resistance of SM 1 increases at t = 376
150 s and its temperature starts to increase, its capacitor voltage 377
is decreased to 28 V (∆ vSM = 22 V), while the difference to 378
the nominal value is equally compensated by an increase in 379
capacitor voltages of both SMs 2 and 3 to 61 V. This results 380
in all the SMs calculated die temperatures being equalized at 381
approximately 78.5 ◦C. These results are in agreement with the 382
expected capacitor variation of∆ vSM = 22.07 V obtained using 383
(8) and vSMχ = 61.04 V using (9). 384
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Fig. 5. Simulation of submodules’ thermal regulation as a response to
a thermal disturbance: (a) submodules’ voltages and temperatures and
(b) multilevel arm voltage waveform as a result of unbalanced SM
voltages.
When the thermal resistance of SM 2 increases at t = 450 s,385
its temperature will initially increase faster as the result of a386
larger disturbance. Similarly to the initial disturbance applied to387
SM 1, SM 2 capacitor voltage is diminished as a means to regu-388
late the maximum die temperature, while the voltage difference389
to the nominal value of 50 V is compensated by an increase in390
the voltage of SM 3 and SM 1, whose voltage was decreased391
previously as a result of the first disturbance. At approximately392
t = 720 s, SM 3 voltage reaches the maximum operating limit393
vSM max = 80 V and since SM 1 voltage was regulated to ensure394
a thermal equilibrium is reached, SM 2 voltage is further de-395
creased in order to ensure that the arm voltage is set at 150 V.396
Although SM 1 and SM 3 reach a thermal equilibrium tem-397
perature of 81.5 ◦C, SM 2 temperature continues to increase,398
reaching a steady-state value of approximately 82 ◦C.399
While the total arm voltage varm remains regulated to400
150 V, as shown in Fig. 5(b), the multilevel waveform appears401
distorted when compared to Fig. 4(b) as a result of unbalanced402
SM voltages, with its THD increasing to 47.75%. Nonethe-403
less, the use of SM capacitor voltage feed-forward, shown in404
Fig. 1(b), enables the fundamental component of the arm voltage405
(vsine) to remain unchanged. The voltage waveform distortion406
caused by the thermal regulation process may be partially com-407
pensated by employing alternative modulation schemes such as408
the ones proposed in [29] and [30].409
V. EXPERIMENTAL RESULTS410
A. Description of the Test System411
The performance of the proposed method is validated using412
an experimental MMC arm, with parameters as in Table III.413
The complete laboratory setup is represented in Fig. 6(a) and is414
controlled by an ARM real-time processor and a Xilinx FPGA415
Fig. 6. Experimental MMC setup: (a) physical assembly and (b) sub-
module voltages (top, 2 V/div), arm current (middle, 20 V/div), and mul-
tilevel arm voltage (bottom, 100 V/div). Horizontal scale: 20 ms/div.
in a National Instruments myRIO board using LabVIEW [31]. 416
Three HB semiconductor modules (FF75R12YT3 from Infineon 417
[25]) are mounted on separate liquid cooled heat sinks including 418
a thermal grease layer, where each heat sink has an individual 419
control valve, used to regulate the coolant (water) flow from 420
a temperature-controlled circulating bath. The coolant temper- 421
ature is kept at 50 ◦C throughout the experiments using the 422
temperature regulation feature of the circulating bath. 423
An embedded thermistor inside the semiconductor modules 424
provides a measurement of the case temperature, used as an 425
input for the temperature calculation expressions in (3). A first- 426
order low-pass filter with a cutoff frequency of 5 Hz was used 427
in order to remove some of the noise from the case temperature 428
measurements. 429
The thermal imbalances are caused by controlled partial cool- 430
ing failures, applied to two SMs in a two-step procedure. Char- 431
acterization tests concluded that for specific valve positions, ap- 432
proximately one-third and two-third of the fully open position, 433
the desired temperature increases of 5 and 10 ◦C, respectively, 434
are achieved. 435
B. Dynamic Performance 436
The steady-state SM voltages (top), arm current (middle), and 437
arm voltage (bottom) are shown in Fig. 6(b). The SM voltages 438
are balanced around their nominal value and the multilevel arm 439
voltage waveform exhibits four distinct and well-defined levels. 440
The effect of partial cooling failures of the individual tem- 441
peratures of the SMs without regulation is shown in Fig. 7(a). It 442
can be observed that without any SM capacitor voltage control 443
action, individual SM temperatures differ significantly and the 444
arm voltage is regulated to 150 V, as demonstrated in Fig. 7(b), 445
even during the current reference step at t = 800 s. The response 446
of the maximum die temperature in the SMs to an arm current 447
step from 23 to 28 A is also in good agreement with simulation 448
results of Fig. 4(b). 449
C. Voltage Regulation With Thermal Disturbance 450
When the proposed balancing control is implemented, as rep- 451
resented in Fig. 8(a), the cascaded 63% increase in the ther- 452
mal resistance of the semiconductor modules leads to the reg- 453
ulation of capacitor voltages for SMs 1–3 to 47, 23, and 80 454
V, respectively, which are in good agreement with simulation 455
results. Despite the distortion caused by the uneven voltage 456
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Fig. 7. Experimental response of submodules’ voltages and tempera-
tures without thermal regulation for a thermal disturbance: (a) submodule
voltages and temperatures and (b) multilevel arm voltage waveform and
arm current.
Fig. 8. Experimental submodules thermal regulation as a response to
a thermal disturbance: (a) submodule voltages and temperatures and
(b) multilevel arm voltage waveform as a result of unbalanced SM
voltages.
steps, the fundamental frequency component of the multilevel457
voltage waveform in Fig. 8(b) remains unchanged compared to458
the scenario in Fig. 7(b) where all SM voltages are regulated to459
v∗SM nom = 50 V.460
Similarly to the simulation results in Fig. 5(a), the experi-461
mental results of Fig. 8(a) demonstrate the validity of the pro-462
posed algorithm in the equalization of the maximum calculated463
junction temperatures (middle plots), despite different measured464
case temperatures as a result of the thermal imbalances (bottom 465
plots). 466
VI. DISCUSSION 467
A. Temperature Estimation 468
The equalization of the estimated junction temperatures 469
through the balancing strategy ensures similar thermal condi- 470
tions for the semiconductor dies, which is expected to translate 471
into a similar lifetime expectation for all the SMs [32], leading 472
to an increased converter reliability [15] and more predictable 473
lifetime behavior when compared to strategies without thermal 474
regulation and balancing. 475
The use of an estimation of the temperature in the dies makes 476
the implementation of this method straightforward. The temper- 477
ature calculation in (3) relies on the accurate knowledge of the 478
semiconductor module parameters such as turn-ON and turn-OFF 479
energies and thermal resistances. Although these are assumed to 480
be constant over the lifetime of the converter, their values may, 481
in practice, change as the modules age, e.g., thermal resistances 482
may increase due to the formation of thermal voids in the solder 483
layer of the module. This could be overcome by online thermal 484
resistance monitoring methods such as in [33]. Alternatively, 485
other die temperature estimation methods that are not sensitive 486
to the variation of the thermal resistance with time, such as the 487
ones identified in [34], can be employed. 488
B. Stability of Submodule Temperature Regulation 489
The proposed submodule temperature control loop regulates 490
SM capacitor voltages to prevent SM temperature from reaching 491
dangerous values and must therefore avoid temperature over- 492
shoots. Using the principle of bandwidth separation between 493
the cascaded loops and neglecting constant disturbances, the 494
open-loop transfer function G (s) of the system can be defined 495
as follows: 496
G (s) = KP T
(
1 + sTI T
sTI T
)[
Kc
(
1
1 + τ
)(
1
1 + sTeq
)]
(10)
where the gain Kc is defined as follows: 497
Kc =
(
RthJC IETotal (Irms) fsw
3vrefCE
)
. (11)
And KP T and KI T are the proportional and integral gains, 498
respectively, of the PI controller in the submodule temperature 499
control loop of Fig. 1(b), τ is the low-pass filter time constant, 500
and Teq = 1/2fsw corresponds to the delay of the control loop 501
due to the PWM scheme. 502
The modulus optimum criterion [35] is utilized to tune the 503
PI controller in the submodule temperature control loop. The 504
zero of the PI controller is selected to cancel the largest time 505
constant, while the closed loop gain should be larger than unity 506
for as high frequencies as possible. The PI controller parameters 507
are defined as follows: 508{
KP T = τ2Te q Kc .
KI T = τ
(12)
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Fig. 9. Bode diagram of the submodule temperature control open-loop
transfer function.
And the open-loop transfer function becomes:509
G (s) =
1
2Teq
1
s (1 + sTeq )
. (13)
From which, it can be observed that the system possesses one510
pole at the origin and one real pole located at ωn = −1/Teq =511
−5000 rad/s. The system is, therefore, stable and there will be512
no oscillations or overshoot in the temperature.513
The bode plot of the transfer function in (13) is represented514
in Fig. 9, where it can be observed that the system possesses515
a generous phase margin of 65◦and an infinite gain margin.516
In practice, this means the system can robustly handle phase517
uncertainty and time delays.518
C. Scalability of SM Temperature Balancing519
In the simulations and experiments presented so far, since at520
any moment only two SMs are available to share the voltage521
from a “hot” SM, only small imbalances can be corrected, at the522
expense of quite divergent capacitor voltages. In HVdc appli-523
cations, where dozens or hundreds of SMs are used, semicon-524
ductors present lower normalized conduction losses and larger525
switching energy loss [36] (this is typical for high voltage de-526
vices used in HVdc in the 3.3–6.5 kV range). Thus, temperature527
control can be achieved using smaller capacitor voltage varia-528
tions from their nominal value, resulting in significantly lower529
multilevel voltage waveform distortion.530
Considering an MMC with ten SMs per arm, the system data531
from [10] are used to demonstrate the scalability of the proposed532
method, where v∗SM nom = 3.0 kV. Two cascaded disturbances of533
10 ◦ C are applied to two SMs (SM 1 and SM 2) and the results534
are shown in Fig. 10(a). It can be observed that the thermal535
disturbances lead to a final value of 3.17 kV (5.6% voltage vari-536
ation) for all the SMs sharing the additional voltage, compared537
to a maximum variation of 30 V (60%) for SM 3 in the MMC538
with only three SMs; hence higher thermal unbalances can be539
corrected. The temperature increase in the SMs sharing the volt-540
age burden is also smaller, ≈1 ◦C per thermal disturbance per541
SM, given its division by the higher number of available SMs.542
Thermal imbalances of 10 ◦C lead to a voltage variation of543
750V in SM 1 and SM 2, which is in good agreement with544
∆ vSM = 749.35 V obtained using (8). After the first imbalance,545
the unaffected SM voltages are regulated to vSMχ = 3083 V,546
Fig. 10. Submodules’ thermal regulation for a thermal disturbance:
(a) submodules’ voltages and temperatures and (b) multilevel arm volt-
age waveform—without thermal regulation (left) and as a result of un-
balanced SM voltages (right).
which represents a 2.8% voltage increase from their nominal 547
value. A similar voltage regulation occurs after the second 10 ◦C 548
imbalance, resulting in final SM voltages of vSMχ = 3166 V, 549
also in good agreement with the value of 3.17 kV obtained in 550
simulation. 551
It can be seen in Fig. 10(b) that there is very little distortion on 552
the multilevel voltage waveform on the right (THD = 11.61%), 553
compared to the waveform shown on the left (THD = 11.08%), 554
where the proposed algorithm is not enabled and there is no 555
SM voltage regulation. Although SM capacitor voltage feed- 556
forward allows the fundamental components of the arm voltage 557
to remain unchanged, there is, effectively, a tradeoff between 558
SM thermal regulation and the quality of the output voltage 559
waveform, which becomes less significant as the number of 560
SMs increases. 561
Further thermal imbalances are now considered: 5, 10, 15, 562
and 20 ◦C are applied to SM 1, SM 2, SM 3, and SM 4, respec- 563
tively, and the corresponding simulation results are shown in 564
Fig. 11(a). It can be observed that the SM capacitor voltages di- 565
verge more due to the higher number of thermal imbalances and 566
their different magnitudes. The voltages of the unaffected mod- 567
ules increase by 13% as a result of the decrease in the voltages 568
of the affected modules. Furthermore, the voltage variations of 569
the thermally imbalanced SMs and the remaining SMs are pro- 570
portional to the amplitudes of the imbalances, as predicted by 571
(8) and (9). As a result, the THD of the multilevel arm voltage 572
waveform in the right plot of Fig. 11(b) increases from 11.08% 573
to 16.23%; compared to the total imbalance of 20 ◦C considered 574
in the right plot of Fig. 10(b), there is a 4.62% increase in THD 575
for a 30 ◦C increase in the total thermal imbalance. 576
The limitations for the harmonic distortion introduced by 577
power electronic converters are established on a country-by- 578
country basis [37]. Considering the GB Grid Code [38] as an 579
GONC¸ALVES et al.: SUBMODULE TEMPERATURE REGULATION AND BALANCING IN MODULAR MULTILEVEL CONVERTERS 9
Fig. 11. Submodules’ thermal regulation for four thermal disturbances:
(a) submodules’ voltages and temperatures and (b) multilevel arm volt-
age waveform—without thermal regulation (left) and as a result of un-
balanced SM voltages (right).
Fig. 12. Submodules’ thermal regulation for a thermal disturbance at
low switching frequency: (a) submodules’ voltages and temperatures and
(b) multilevel arm voltage waveform—without thermal regulation (left)
and as a result of unbalanced SM voltages (right).
example, a THD limit of 3% for systems of up to 400 kV is580
specified. Given the low rating of this system (30 kV), the appli-581
cation of the proposed method to HVdc systems (e.g., 400 kV),582
where dozens or hundreds of SMs per arm are employed [17],583
is not expected to pose a problem due to the low THD values584
reported.585
D. Operation at Low Switching Frequency586
In HVdc systems, where dozens or hundreds of SMs per587
arm are employed, the switching frequency of each individual588
device will be very low, reducing the proportion of switching 589
losses in the overall semiconductor losses. This is investigated 590
through the reduction of the switching frequency of 500 Hz of 591
the MMC with ten SMs per arm from [10], utilized for the results 592
in Fig. 10(a), to 150 Hz. The same two cascaded disturbances of 593
10 ◦C are applied to two SMs (SM 1 and SM 2) and the results 594
are shown in Fig. 12(a). 595
As predicted by (8), it can be observed that a lower switching 596
frequency leads to an increase in the capacitor voltage variation 597
required to correct a thermal imbalance, with the new voltage 598
of SMs 1 and 2 being reduced to approximately 0.76 kV. The 599
voltage in the remaining SMs reaches 3.56 kV (18.7% voltage 600
variation), against 3.17 kV in Fig. 10(a) (5.6% voltage varia- 601
tion). This is accompanied in by a THD increase from 11.25% 602
to 12.88% in Fig. 12(b). It can therefore be concluded that 603
when applied to MMCs operating at low switching frequency, 604
the controllability of the proposed method is reduced but not 605
eliminated. 606
VII. CONCLUSION 607
This paper presented a method of SMs’ semiconductor tem- 608
perature balancing in MMC-based applications. Thermal bal- 609
ancing was achieved by controlling the capacitor voltage of 610
each SM in an arm, while controlling the arm voltage to a ref- 611
erence value in order to maintain a particular dc-link voltage. 612
The proposed control strategy required an estimation of semi- 613
conductors temperature and a simple method was used in this 614
work, making use of a case temperature measurement provided 615
by an embedded thermistor. 616
The proposed method was validated experimentally on an 617
MMC arm with three SMs. A total imbalance of≈15 ◦C, corre- 618
sponding to a cascaded increase in an SM semiconductor mod- 619
ule thermal resistance of 63%, was shared by only three SMs 620
without violating their electrical operating conditions, consid- 621
ering an operating voltage limit of 60% above their nominal 622
value. As a result of the proposed method, a distorted multilevel 623
arm voltage waveform was produced from unbalanced capac- 624
itor voltages, although its fundamental frequency component 625
remained unchanged and the distortion became negligible as 626
the number of SMs increased. 627
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